Simd Intrinsics

mohitmishra786/low-level-dev-skills/skills/low-level-programming/simd-intrinsics

作者 mohitmishra786bdc58472fa9f無授權條款253 個星標收錄於 2026年10月9日更新於 2026年10月9日儲存庫3 個月前更新

SIMD intrinsics skill for x86 (SSE/AVX) and ARM (NEON) vectorization. Use when reading auto-vectorization reports, writing SSE2/AVX2/NEON intrinsics, checking CPU feature flags at runtime, choosing between compiler builtins and raw intrinsics, or diagnosing why auto-vectorization failed. Activates on queries about SIMD, SSE2, AVX2, NEON, intrinsics, -fopt-info-vec, auto-vectorization, or vectorization failures.

僅含說明Software Development
AI 產生的概覽

指導使用 x86 SSE/AVX 與 ARM NEON 內建函式撰寫及診斷 SIMD 向量化。

功能
此技能提供 x86 與 ARM 平台上 SIMD 程式設計的說明與程式碼範例。內容涵蓋閱讀編譯器自動向量化報告、撰寫 SSE2、AVX2 與 NEON 內建函式、執行時偵測 CPU 特性，以及在編譯器自動向量化與手寫內建函式之間做選擇。也涉及記憶體對齊、融合乘加以及常見的自動向量化阻礙因素。
適用情境
適用於診斷迴圈為何未被自動向量化、撰寫 SSE2、AVX2 或 NEON 內建函式，或在執行時檢查 CPU 特性旗標。也適合關於在編譯器內建函式與原始內建函式之間取捨的問題。
執行需求
需要 C/C++ 編譯器（例如 GCC 或 Clang），以及 x86 或 ARM 的目標硬體或交叉編譯選項。此技能不含指令碼，附帶一份關於 Intel 內建函式與 NEON 查表的參考文件。

SIMD Intrinsics

Purpose

Guide agents through SIMD: reading auto-vectorization output, writing SSE2/AVX2/NEON intrinsics, runtime CPU feature detection, and choosing between compiler auto-vectorization and manual intrinsics.

Triggers

  • "How do I check if my loop is being auto-vectorized?"
  • "How do I write SSE2/AVX2 intrinsics?"
  • "Auto-vectorization failed — how do I fix it?"
  • "How do I check for CPU features at runtime?"
  • "Should I use intrinsics or let the compiler vectorize?"
  • "How do I write NEON intrinsics for ARM?"

Workflow

1. Check auto-vectorization

bash
# GCC: show vectorization infogcc -O2 -march=native -fopt-info-vec src/hot.c -o hot
# Verbose: show missed + successfulgcc -O2 -march=native -fopt-info-vec-missed -fopt-info-vec-optimized src/hot.c
# Clang: vectorization remarksclang -O2 -march=native \    -Rpass=loop-vectorize \    -Rpass-missed=loop-vectorize \    -Rpass-analysis=loop-vectorize \    src/hot.c -o hot
# Example missed message:# hot.c:15:5: remark: loop not vectorized: value that could not be identified as# reduction is used outside the loop [-Rpass-missed=loop-vectorize]

Common auto-vectorization blockers:

BlockerFix
Loop-carried dependencyRestructure to remove dependency
Data-dependent exit (early return)Move exit after loop
Non-contiguous memoryUse gather/scatter or restructure
Aliasing (pointer may alias)Add __restrict__ or restrict
Unknown trip countAdd __builtin_expect or hint
Function call in loop bodyInline the function
c
// Help the compiler by adding restrictvoid add_arrays(float * __restrict__ dst,                const float * __restrict__ a,                const float * __restrict__ b,                size_t n) {    for (size_t i = 0; i < n; i++)        dst[i] = a[i] + b[i];  // Now vectorizable}

2. Runtime CPU feature detection

c
// Linux: use __builtin_cpu_supports (GCC/Clang)if (__builtin_cpu_supports("avx2")) {    process_avx2(data, len);} else if (__builtin_cpu_supports("sse4.2")) {    process_sse42(data, len);} else {    process_scalar(data, len);}
// Check specific features:__builtin_cpu_supports("sse2")__builtin_cpu_supports("sse4.1")__builtin_cpu_supports("sse4.2")__builtin_cpu_supports("avx")__builtin_cpu_supports("avx2")__builtin_cpu_supports("avx512f")__builtin_cpu_supports("bmi")__builtin_cpu_supports("bmi2")__builtin_cpu_supports("fma")
c
// Portable: use CPUID directly#include <cpuid.h>
static int has_avx2(void) {    unsigned int eax, ebx, ecx, edx;    // CPUID leaf 7, subleaf 0    __cpuid_count(7, 0, eax, ebx, ecx, edx);    return (ebx >> 5) & 1;  // bit 5 = AVX2}

3. SSE2 / SSE4.2 intrinsics (x86)

c
#include <immintrin.h>  // All x86 intrinsics
// SSE2: 128-bit vectors// __m128  = 4 floats// __m128d = 2 doubles// __m128i = integers (8x16, 4x32, 2x64, 16x8)
void sum_floats_sse2(float *dst, const float *a, const float *b, int n) {    int i = 0;    for (; i <= n - 4; i += 4) {        __m128 va = _mm_loadu_ps(a + i);  // unaligned load        __m128 vb = _mm_loadu_ps(b + i);        __m128 vc = _mm_add_ps(va, vb);        _mm_storeu_ps(dst + i, vc);       // unaligned store    }    // Handle remainder    for (; i < n; i++) dst[i] = a[i] + b[i];}

4. AVX2 intrinsics (x86)

c
#ifdef __AVX2__#include <immintrin.h>
// __m256  = 8 floats, __m256d = 4 doubles, __m256i = integers
void sum_floats_avx2(float *dst, const float *a, const float *b, int n) {    int i = 0;    for (; i <= n - 8; i += 8) {        __m256 va = _mm256_loadu_ps(a + i);        __m256 vb = _mm256_loadu_ps(b + i);        __m256 vc = _mm256_add_ps(va, vb);        _mm256_storeu_ps(dst + i, vc);    }    // SSE2 tail (4 elements)    for (; i <= n - 4; i += 4) {        __m128 va = _mm_loadu_ps(a + i);        __m128 vb = _mm_loadu_ps(b + i);        _mm_storeu_ps(dst + i, _mm_add_ps(va, vb));    }    // Scalar tail    for (; i < n; i++) dst[i] = a[i] + b[i];}
// Fused multiply-add (FMA) — 1 instruction for a*b+cvoid fma_avx2(float *dst, const float *a, const float *b, const float *c, int n) {    for (int i = 0; i <= n - 8; i += 8) {        __m256 va = _mm256_loadu_ps(a + i);        __m256 vb = _mm256_loadu_ps(b + i);        __m256 vc = _mm256_loadu_ps(c + i);        _mm256_storeu_ps(dst + i, _mm256_fmadd_ps(va, vb, vc)); // dst = a*b + c    }}#endif

Compile with: gcc -O2 -mavx2 -mfma src/simd.c

5. NEON intrinsics (ARM/AArch64)

c
#include <arm_neon.h>
// float32x4_t = 4 floats (128-bit)// float32x8_t = 8 floats (ARM SVE — scalable)// uint8x16_t  = 16 bytes// int32x4_t   = 4 int32
void sum_floats_neon(float *dst, const float *a, const float *b, int n) {    int i = 0;    for (; i <= n - 4; i += 4) {        float32x4_t va = vld1q_f32(a + i);  // load 4 floats        float32x4_t vb = vld1q_f32(b + i);        float32x4_t vc = vaddq_f32(va, vb);  // add        vst1q_f32(dst + i, vc);               // store 4 floats    }    for (; i < n; i++) dst[i] = a[i] + b[i];}
// AArch64 FMAvoid fma_neon(float *dst, const float *a, const float *b, const float *c, int n) {    for (int i = 0; i <= n - 4; i += 4) {        float32x4_t va = vld1q_f32(a + i);        float32x4_t vb = vld1q_f32(b + i);        float32x4_t vc = vld1q_f32(c + i);        vst1q_f32(dst + i, vfmaq_f32(vc, va, vb));  // vc + va*vb    }}

Compile with: gcc -O2 -march=armv8-a+simd src/simd.c

6. Choose auto-vectorization vs intrinsics

text
Can the compiler auto-vectorize?  → Try first: add __restrict__, remove complex control flow, align data  → Check with -fopt-info-vec or -Rpass=loop-vectorize  → If vectorized: verify correctness and performance
Still need intrinsics?  → Prefer compiler builtins: __builtin_popcount, __builtin_ctz  → Use SIMD intrinsics for: hand-tuned shuffles, gather/scatter, horizontal ops  → Avoid intrinsics for: simple element-wise ops (let compiler do it)

7. Alignment and performance

c
// Aligned allocation (required for _mm256_load_ps, optional for _mm256_loadu_ps)float *buf = (float *)aligned_alloc(32, n * sizeof(float));// 32-byte alignment for AVX2, 64 for AVX-512
// Hint alignment to compilerfloat *__attribute__((aligned(32))) buf = ...;
// Use aligned loads when data is aligned (faster)__m256 v = _mm256_load_ps(aligned_ptr);    // requires 32-byte alignment__m256 v = _mm256_loadu_ps(unaligned_ptr); // any alignment, slightly slower on old CPUs

For Intel Intrinsics Guide reference and NEON lookup tables, see references/intel-intrinsics-guide.md [blocked].

Related skills

  • Use skills/compilers/gcc for -march, -msse4.2, -mavx2 flags
  • Use skills/compilers/clang for vectorization remarks and auto-vectorization control
  • Use skills/profilers/linux-perf to measure SIMD impact with perf stat counters
  • Use skills/low-level-programming/assembly-x86 for reading SIMD assembly output

來源與署名

來源：mohitmishra786/low-level-dev-skills位於skills/low-level-programming/simd-intrinsics提交bdc5847

授權條款： 無授權條款

內容歸原作者所有。SourceWeft 從公開儲存庫中收錄這些內容。

檢舉或申請下架

更多來自 mohitmishra786/low-level-dev-skills 的技能

Zig Debugging

mohitmishra786

指導使用 GDB、LLDB 偵錯 Zig 程式，解讀 panic、錯誤返回追蹤、日誌記錄及 IDE 設定。

Software Development2533 個月前更新

Zig Cross

mohitmishra786

指導 Zig 交叉編譯：目標三元組、CPU 特性、以 zig cc 編譯 C、嵌入式與 WASM 目標。

Software Development2533 個月前更新

Rustc Basics

mohitmishra786

指導 Rust 編譯器設定：RUSTFLAGS、Cargo 設定檔、建置調校，以及檢視 MIR 或組譯輸出。

Software Development2533 個月前更新

Zig Cinterop

mohitmishra786

指導 Zig 與 C 互通：@cImport、translate-c、extern 與 packed 結構，以及 C/Zig 混合建置。

Software Development2533 個月前更新

Zig Build System

mohitmishra786

指導撰寫與除錯 Zig 的 build.zig 檔案，涵蓋目標、C 原始碼、選項、測試與套件清單。

Software Development2533 個月前更新

Memory Model

mohitmishra786

引導代理理解 C++ 與 Rust 記憶體模型、記憶體順序、原子操作、柵欄及無鎖模式。

Software Development2533 個月前更新

更多Software Development技能

Playground

anthropics

精選

建立自成一體的互動式 HTML 遊樂場，包含控制項、即時預覽與可複製的提示詞輸出。

Software Development37K今天更新

M5 Onboard

anthropics

精選

透過 USB 偵測 M5Stack ESP32 開發板，燒錄 UIFlow 2.0 韌體並安裝 MicroPython 應用程式套件。

Software Development37K今天更新

Cardputer Buddy

anthropics

精選

指導迭代 Cardputer-Adv 的 MicroPython 應用程式套件：新增應用程式、透過 USB 序列埠推送檔案、查看日誌並執行 REPL 指令。

Software Development37K今天更新

Web Design Guidelines

vercel-labs

精選

依據從遠端來源取得的 Web Interface Guidelines 審查 UI 程式碼，並以 file:line 形式回報問題。

Software Development32K5 週前更新

Vercel React Native Skills

vercel-labs

精選

React Native 與 Expo 最佳實務規則，涵蓋清單效能、動畫、導覽、UI 模式、狀態與 monorepo 設定。

Software Development32K5 週前更新

Vercel React Best Practices

vercel-labs

精選

Vercel 的 React 與 Next.js 效能指南，以 70 條規則的形式用於撰寫、審查與重構程式碼。

Software Development32K5 週前更新